Master Thesis - local oscillator layout generator design in 28 nm TSMC technology

RF Systems


In this master thesis new design methodology will be used for a local oscillator (LO) layout generator design in 28nm TSMC technology. An LO generator is mixed-signal circuit (divider by 4, 12.5% duty cycle generator, voltage shifters, etc.) used for controlling 8 mixer switches driving signals in a differential down-conversion mixer-first receiver. The candidate will familiarize himself/herself with the design framework based on Berkeley Analog Generator (BAG) with Python as a scripting tool and Cadence as a generator execution tool (co-supervised). She/he will analyze already available layout generators (self-learning) and adapt and execute layout generator scripts. The candidate will write his-/her own script (from scratch) for missing blocks or interconnections towards performing LO layout generator.

Your future responsibilities

  • Literature (re)search regarding analog layout techniques.
  • Coded local oscillator layout generator for a mixer-first receiver application within BAG framework.
  • Publication of the results at a conference or in a scientific journal.

Your profile

  • Experience in the Cadence analog design flow (from schematic to post-layout simulation).
  • Python knowledge.
  • Linux knowledge is a plus.
  • Team player, self motivated and goal oriented.

Important Facts

The starting date of this position is flexible.
This position is endowed with a gross monthly salary of  € 1000,-/ for 15/h a week based on the collective agreement for research („Forschungs-Kollektivvertrag“).
The weekly hours are flexible and we are happy to discuss further options.
The contract is valid for 7 months.

Become part of Silicon Austria Labs

The top research center for electronic based systems (EBS). Unfold the future, unfold yourself.
Your browser is out of date!

Update your browser to view this website correctly. Update my browser now